villivateur
/
pinout.vvzero.com
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Information about clock divider in GPCLK-Overlay 

Adds link to BCM2835 ARM Peripherals Document and informs about the error in that document regarding GPCLK.

(That info would have saved me a lot of time a few days ago, so i thought it would be great to put it there)

Related: raspberrypi/documentation#747
This commit is contained in:
MaPePeR 2017-10-22 11:27:18 +02:00 committed by GitHub
parent e95efb4134
commit e8b9383ba9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/en/overlay/iface-gpclk.md
View File

@ -28,4 +28,5 @@ The following clock sources are available:
6 500 MHz PLLD
7 216 MHz HDMI auxiliary
8-15 0 Hz Ground
```
```
Other frequencies can be achieved by setting a clock-divider in the form of `SOURCE/(DIV_I + DIV_F/4096)`. Note, that the [BCM2835 ARM Peripherals](https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2835/BCM2835-ARM-Peripherals.pdf) document contains an error and states that the denominator of the divider is 1024 instead of 4096.